Frontiers of Optoelectronics, 2013, 6 (3): 327, 网络出版: 2014-03-03  

Ground bounce noise reduction aware combinational multi threshold CMOS circuits for nanoscale CMOS multiplier

Ground bounce noise reduction aware combinational multi threshold CMOS circuits for nanoscale CMOS multiplier
作者单位
Department of Electronics and Communication Engineering, ITM University, Gwalior (M.P.) 474001, India
摘要
Abstract
Multi-threshold complementary metal-oxidesemiconductor (MTCMOS) is often used to reduce the leakage current in idle circuit. Ground bounce noise produced during a transition mode (sleep-to-active) is an important challenge in MTCMOS. In this paper, various noise-aware combinational MTCMOS circuit was used to evaluate the ground bounce noise. An intermediate mode was applied in the sleep-to-active mode transition to reduce the charge stored on virtual lines to real ground. The dependence of ground bounce noise on voltage, transistor size and temperature was investigated with different MTCMOS circuit technique. The peak amplitude of ground bounce noise was reduced up to 78.82%. The leakage current of the circuit was decreased up to 99.73% and the active power of the circuit was reduced up to 62.32%. Simulation of multiplier with different MTCMOS circuit techniques was performed on 45 nm CMOS technology.

Bipin Kumar VERMA, Shyam Babu SINGH, Shyam AKASHE. Ground bounce noise reduction aware combinational multi threshold CMOS circuits for nanoscale CMOS multiplier[J]. Frontiers of Optoelectronics, 2013, 6(3): 327. Bipin Kumar VERMA, Shyam Babu SINGH, Shyam AKASHE. Ground bounce noise reduction aware combinational multi threshold CMOS circuits for nanoscale CMOS multiplier[J]. Frontiers of Optoelectronics, 2013, 6(3): 327.

关于本站 Cookie 的使用提示

中国光学期刊网使用基于 cookie 的技术来更好地为您提供各项服务,点击此处了解我们的隐私策略。 如您需继续使用本网站,请您授权我们使用本地 cookie 来保存部分信息。
全站搜索
您最值得信赖的光电行业旗舰网络服务平台!