[1] 章国安.单片机应用系统抗干扰复位电路的设计[J]. 苏州大学学报: 自然科学版, 1997, 13(1): 5556.Zhang Guoan.The design of antiinterference reset circuit for single chip microcomputer application systems[J]. J. of Suzhou University:Natural Science Edition,1997,13(1): 5556.

[2] 沈理.SOC/ASIC设计、验证和测试方法学[M]. 广州：中山大学出版社, 2006： 2635.

    Shen Li.SOC/ASIC Design, Verification and Test Methodology[M]. Guangzhou: Zhongshan University Press, 2006: 2635.

[3] Goh Ban Hok.Reset an SOC only when power is ready[J]. EDN, 2009, 54(23): 4043.

[4] 赵文伯,刘俊刚. CMOS图像传感器发展现状[J]. 半导体光电, 1999, 20(1): 38.

    Zhao Wenbo,Liu Jungang. Recent progress in research on CMOS image sensor[J]. Semiconductor Optoelectronics, 1999, 20(1): 38.

[5] Le H B,Do X D, Lee S G. A long resettime poweron reset circuit with brownout detection capability[J]. IEEE Trans. on Circuits and Systems Ⅱ: Express Briefs, 2011, 58(11): 778782.

[6] 孙国志,宁宁, 张驰. 一种片上系统复位电路的设计[J]. 电子技术应用, 2012, 38(12): 3235.

    Sun Guozhi,Ning Ning, Zhang Chi. Design of a reset circuit for system on chip[J]. Appl. of Electron. Techni., 2012, 38(12): 3235.

[7] Gu H L,Shan W W, Yu Y F.Design and CMOS implementation of a low power systemonchip integrated circuit[J]. Appl. Mechanics & Mater.,2011,121/126: 755759.

[8] 徐翼，郑建宏. 异步时钟域的亚稳态问题和同步器[J]. 微计算机信息, 2008, 24(5): 3741.

    Xu Yi,Zheng Jianhong. Metastability in the asynchronous clocks and synchronizer[J].Control & Automation, 2008, 24(5): 271272.

[9] 张渠,李平. 多时钟域下同步器的设计与分析[J]. 电子设计应用, 2005(11): 7879.

    Zhang Qu,Li Ping. Design and analysis of synchronizer with multiple clock domain[J]. Electronic Electronics Design & Application, 2005(11): 7879.

[10] 张晋,蒋林, 曾泽沧. 一种新型的片内上电复位电路的设计[J]. 西安邮电大学学报, 2009,14(5): 1316.

    Zhang J,Jiang L, Zeng Z C. Design of a novel poweronreset circuit onchip[J]. J. of Xian University of Post & Telecomm., 2009, 14(5): 1316.

[11] Yasuda T,Yamamoto M. An onchip poweron reset circuit for low voltage technology[J]. IEICE Trans. on Fundamentals of Electron. Commun. & Computer, 2002, 85(2): 366372.