[1] Bondalapati K, Prasanna V K. Reconfigurable computing systems[J]. Proceedings of the IEEE, 2002, 90(7): 1 201- 1 217.

[2] Bartosinski R, Daněk M, Honzík P, et al. Dynamic reconfiguration in FPGA-based SoC designs[A], Proceedings of the 2005 ACM/SIGDA 13th International Symposium on Field-programmable Gate Arrays, 2005: 274-278.

[3] SHANG Li-na. Study of dynamic reconfiguration of FPGA[D]. Zhejiang: Zhejiang University, 2006.

[4] ZHU Kai-ge. The research of FPGA dynamic reconfiguration design method[D]. Zhejiang: Zhejiang University, 2006.

[5] TAN Xiang-ju, ZHU Ming-cheng, WEI Zhong-yi, et al. Analysis of the fundamental and implementation method about dynamic reconfigurable FPGA[J]. Chinese Journal Electron Devices, 2004, 27(2): 277-282.

[6] GU Luan, XU Gui-li, WANG You-ren. Dynamic reconfiguration theory and research development of FPGA[J]. Computer Measurement & Control, 2007, 15(11): 1 415-1 418.

[7] Xilinx Corp., XAPP483: Multiple-Boot with Platform Flash PROMs[Z]. 2006.

[8] Xilinx Corp., ug161:Platform Flash PROM User Guide[Z]. 2004.

[9] Xilinx Corp., ug002: Virtex-II Platform FPGA User Guide[Z]. 2005.

[10] Mermoud G, Upegui A, Pela-Reyes C A, et al. A dynamically-reconfigurable FPGA platform for evolving fuzzy systems[A]. The 8 International Work-conference on Artificial Neural Networks, 2005.