基于FPGA的FSO准同步数字复接器的实现 -- 论文摘要-- 中国光学期刊网

基于FPGA的FSO准同步数字复接器的实现收藏该论文以便查看

Implementation of plesiochronous digital multiplexer based on FPGA for the FSO system

侯风乾

宁子立

毕博瑞

摘要

为了实现多路信号在同一大气信道中的传输，提出一种适用于自由空间光通信(FSO)系统的准同步数字复接方案。该方案利用数字复接扩大传输容量，通过加入滤波模块和采用择多判决的方法，提高系统的抗干扰能力。整个系统采用自顶向下模块化的方法进行设计，所有功能模块均用VHDL语言进行描述，并用现场可编程门阵列(FPGA)芯片EP1C3T100C6对整个系统进行硬件实现。以三路准同步数字信号的复接分接为例，给出了软件仿真和硬件实验结果。结果表明系统可以准确、可靠地实现三路准同步信号的复接分接。

标签自由空间光通信(FSO) 准同步数据复接择多判决现场可编程门阵列(FPGA) FSO plesiochronous digital multiplexer majority decision FPGA

Abstract

The paper puts forward a solution of plesiochronous data multiplexer for a free space optical (FSO) system, which makes full use of the capability of digital multiplexer by expanding the transfer capacity, the method takes majority decision measures and uses filter modules which greatly improved the reliability of the whole system. The system was designed by taking TOP DOWN method. All of the functional modules were described in VHDL. The whole system was accomplished by FPGA chip EP1C3T100C6. Taking the multiplexing of three plesiochronous digital as example, the result of simulation agrees with the experiment result. It is concluded that the solution can greatly reduce interference signals and transfer plesiochronous data signal in FSO accurately and reliably.

中图分类号 TN929

所属栏目光电系统与工程

基金项目

收稿日期 2009-9-3

修改稿日期 2009-10-15

作者单位查看

联系人作者侯风乾

作者简介侯风乾(1985-)，男，山东潍坊人，在读硕士生，主要从事光电对抗技术研究工作。

引用该论文 HOU Feng-qian,NING Zi-li,BI Bo-rui. Implementation of plesiochronous digital multiplexer based on FPGA for the FSO system[J]. 应用光学, 2010, 31(2): 180～184 (in chinese)
侯风乾,宁子立,毕博瑞. 基于FPGA的FSO准同步数字复接器的实现[J]. 应用光学, 2010, 31(2): 180～184

参考文献

【1】DEN Lan,GUO Yong, LAI Wu-gang.Design and implementation of multiplex system with FPGA［J］. Control and Automation Publication Group, 2007,23(11-2):209-210，242.(in Chinese with an English abstract)
邓岚，郭勇，赖武刚.基于FPGA的数字复接器的设计［J］.微计算机信息，2007, 23(11-2):209-210,242.

【2】SONG Xue-rui,CAI Zi-yu,DUAN Qing-qing. Design of synchronous digital multiplex system based on FPGA［J］. Computer Measurement & Control,2008,16(8):1174-1176. (in Chinese with an English abstract)
宋学瑞，蔡子裕，段青青.基于FPGA的同步数字复接系统设计与实现［J］.计算机测量与控制，2008,16(8):1174-1176.

【3】SUN Yu.Digital multiplex technology［M］.Beijing: People Posts & Telecommunications Press,1991.(in Chinese)
孙玉.数字复接技术［M］. 北京:人民邮电出版社, 1991.

【4】XIONG Hong-bing, CHEN Qi. Asynchronour FIFO design and implementation based on FPGA［J］. Control and Automation Publication Group, 2006,22(6-2):216-218. (in Chinese with an English abstract)
熊红兵，陈琦. 基于FPGA的异步FIFO设计与实现［J］. 微计算机信息，2006,22(6-2):216-218.

【5】KANOOPOULOSN，HALLENBECKJJ. A first-in, first-out memory for signal processing applications［J］.IEE Transactions on Circuits and Systems,1986,CAS-33(5):556-558.

【6】CAO Zhi-gang, QIAN Ya-sheng. Modern principle of communications［M］. Beijing: Tsinghua University Press,1992.(in Chinese)
曹志刚，钱亚生.现代通信原理［M］.北京：清华大学出版社，1992.

【7】DUAN Ji-hai, HUANG Zhi-wei. Modeling and designing based on CPLD/FPGA for digital communication systems［M］. Beijing: Publishing House of Electronics Industry,2004.(in Chinese)
段吉海，黄智伟. 基于CPLD/FPGA的数字通信系统建模与设计［M］.北京：电子工业出版社，2004.

【8】JING Wen, LI Bin, QU Wei, et al. Design and implementation of a fast bit synchronization［J］. Electronic design & application,2007,12:84-87. (in Chinese with an English abstract)
靖文，李斌，屈薇，等. 一种快速位同步提取方案及实现［J］. 电子设计应用，2007,12:84-87.

【9】WANG Wen-li, ZHANG Xia. Design of all digital phase locked loop based on FPGA［J］. Electronic Design Engineering, 2009,17(1):39-43. (in Chinese with an English abstract)
王文理，张霞. 基于FPGA的全数字锁相环的设计［J］.电子设计工程，2009,17(1):39-43.

【10】SUN Yu, YU Shao-ying. Design of the bit recovery system［J］. Radio Communications Technology, 1978,5:51-66. (in Chinese with an English abstract)
孙玉，于绍颖.码速恢复装置设计［J］.无线电通信技术，1978,5:51-66.

用户名：密码：注册 \| 找回密码	返回首页 \| 加入收藏夹 \| 用户留言 \| 系统帮助 \| 联系我们 \| RSS

	热门关键词：世博投稿专题光学设计期刊激光查询高级检索论文资讯产品企业博客视频期刊全部