基于SOPC高速图像实时处理技术研究与实现

吴建平; 叶玉堂; 刘霖; 张静; 孙强; 周恋玲; 谢煜

doi:doi:10.3969/j.issn.1003-501x.2011.08.021

光电工程, 2011, 38 (8): 124, 网络出版: 2011-08-24

基于SOPC高速图像实时处理技术研究与实现

Study and Implementation of High-speed Real-time Image Processing Technique Based on SOPC

论文大纲

吴建平 ^*叶玉堂刘霖张静孙强周恋玲谢煜

作者单位

电子科技大学光电信息学院, 成都 610054

多线程编程 SOPC SOPC MicroBlaze Microblaze Xilkernel Xilkernel multithreaded programming

摘要

本文针对现今高速数字图像信号的复杂算法实时处理要求以及系统实时升级问题, 设计一种基于 FPGA的 SOPC高速图像实时处理系统平台, 移植可定制高效操作系统 Xilkernel, 并采用多线程编程、软件仿真以及在线实时调试方法, 成功地实现了高速系统实时处理功能。 FPGA操作可并行执行及硬件反应时间精确到纳秒 (ns)级, 因而该系统实时处理性能相对于其它处理平台有明显的优势, 同时也满足了在不需更改硬件架构情况下实现系统的实时更新。

Abstract

A high-speed real-time image processing system based on System on a Programmable Chip (SOPC) of Field Programmable Gate Array (FPGA) was designed against the real-time requirements of complex algorithms for high-speed digital image signal and the existing problems that the system was updated in real time. The customized and efficient operating system Xilkernel was transplanted. And the methods of multi-thread programming, software simulation and real-time debugging online were applied. The real-time processing function of high-speed system has been achieved successfully. The operation of FPGA could be performed in parallel and the responsive time of its hardware could be accurate to nanosecond (ns) level. So the real-time processing properties of the system have more advantages over other processing platforms, and the real-time updates of the system without changing the hardware circuit have also been implemented.

参考文献

[1] 李红英, 黄世震. 基于 FPGA的嵌入式以太网与 Matlab通信系统的设计 [J].电子技术, 2010, 5: 54-56.

LI Hong-ying, HUANG Shi-zhen. The Communications System Design of FPGA-based Embedded Ethernet and Matlab [J]. Electronic Technology, 2010, 5: 54-56.

[2] Fratta A, Griffero G, Nieddu S. Comparative analysis among DSP and FPGA-based control capabilities in PWM power converters[C]// The 30th Annual Conference of the IEEE Industrial Electronics Society, Busan, Korea, November 2-6, 2004. Korea: Busan, 2004: 257-262.

[3] Hall TS, Hamblen J O. System-on-a-Programmable-Chip Development Platforms in the Classroom [J]. IEEE Transactions on Education(S0018-9359), 2004, 47(4): 502-507.

[4] SUN Fu-ming, LI Xiao-ying, WANG Qin, et al. FPGA-based Embedded System Design[C]// IEEE Asia Pacific Conference on Circuits and Systems, Asia, Nov 30-Dec 3, 2008. Asia: APCCAS, 2008: 733-736.

[5] CHEN Jing, LIU Jian-hong. Developing Embedded Kernel for System-On-a-Chip Platform of Heterogeneous Multiprocessor Architecture[C]// Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications(S1533-2306), Sydney, Qld, September 11, 2006. Sydney: Qld, 2006: 246-249.

[6] 何宾. 片上可编程系统原理及应用 [M].北京: 清华大学出版社, 2010: 1-50, 173-177, 212-250.

[7] Xilinx, Inc. Virtex-4 User Guide, Version1.5[EB/OL]. (2006)[2011.2]. http: // www. xilinx.com.

[8] Xilinx, Inc. Virtex-4 Configuration Guide, Version1.4[EB/OL]. (2006)[2011.2]. http: // www. xilinx.com.

[9] Xilinx, Inc. Virtex-4 Data Sheet DC and Switching Characteristics, Version 1.14.1[EB/OL]. (2006)[2011.2]. http: // www. xilinx.com.

[10] Xilinx, Inc. Virtex-4 Packaging and Pinout Specification, Version 2.4[EB/OL]. (2005)[2011.2]. http: // www. xilinx.com.

[11] 杨强浩. 基于 EDK的 FPGA嵌入式系统开发 [M].北京: 机械工业出版社, 2008: 110-169.

[12] Xilinx, Inc. MicroBlaze Processor Reference Guide, Version 8.1[EB/OL]. (2006)[2011.2]. http: // www. xilinx.com.

[13] Xilinx, Inc. Embedded System Tools Reference Manual, Version 8.1[EB/OL]. (2006)[2011.2]. http: //www.xilinx.com.

[14] Xilinx, Inc. Platform Specification Format Reference Manual, Version 8.1[EB/OL]. (2006)[2011.2]. http: // www. xilinx.com.

[15] Xilinx, Inc. Constraints Guide, Version 3.0[EB/OL]. (2003)[2011.2]. http: // www. xilinx.com.

[16] Xilinx, Inc. OS and Libraries Document Collection, Version 8.1[EB/OL]. (2006)[2011.2]. http: // www. xilinx.com.

[17] Xilinx, Inc. xilkernel_v3_00_a, Version 8.2i[EB/OL]. (2006)[2011.2]. http: // www. xilinx.com.

[18] Xilinx, Inc. Writing Effective Testbenches, Version 2.0[EB/OL]. (2002)[2011.2]. http: // www. xilinx.com.

[19] 田耘, 徐文波, 胡彬, 等. Xilinx ISE Design Suit 10.xFPGA开发指南 ——逻辑设计篇 [M].北京: 人民邮电出版社, 2008: 50-200.

[20] 刘莉, 叶玉堂, 谢煜, 等. 基于 RBF网络的光学字符提取与识别新方法 [J].光电工程, 2010, 37(11): 145-150.

LIU Li, YE Yu-tang, XIE Yu, et al. A Novel Approach for Character Feature Extraction and Recognition Based on RBF Neural Network [J]. Opto-Electronic Engineering, 2010, 37(11): 145-150.

吴建平, 叶玉堂, 刘霖, 张静, 孙强, 周恋玲, 谢煜. 基于SOPC高速图像实时处理技术研究与实现[J]. 光电工程, 2011, 38(8): 124. WU Jian-ping, YE Yu-tang, LIU Lin, ZHANG Jing, SUN Qiang, ZHOU Lian-ling, XIE Yu. Study and Implementation of High-speed Real-time Image Processing Technique Based on SOPC[J]. Opto-Electronic Engineering, 2011, 38(8): 124.

基于SOPC高速图像实时处理技术研究与实现

关于本站 Cookie 的使用提示

全站搜索

基于SOPC高速图像实时处理技术研究与实现

相关论文

相关资讯

关于本站 Cookie 的使用提示

全站搜索