FPGA在辐照环境下的故障注入系统研究
[1] 兰风宇. Xilinx Virtex-7 FPGA软错误减缓技术研究[D]. 哈尔滨: 哈尔滨工业大学, 2016.
Lan F Y. Soft error mitigation techniques for Xilinx Virtex-7 FPGA[D]. Harbin: Harbin University of Technology, 2016.
[2] 王忠明. SRAM型FPGA的单粒子效应评估技术研究[D]. 北京: 清华大学, 2011.
Wang Z M. Techniques for evaluating single-event effect in SRAM-based FPGAs[D]. Beijing: Tsinghua University, 2011.
[3] Xilinx Inc. Device reliability report[R]. UG116(v10.8), 2017.
[4] Xilinx Inc. LogiCORE IP soft error mitigation controller[R]. PG036(v4.1), 2017.
[5] Hussein J, Swift G. Mitigating single-event upsets[R]. WP395(v1.1), Xilinx Inc., 2015.
[6] Gong L K, Wu T, Nguyen N T H, et al. A Programmable Configuration Controller for fault-tolerant applications[C]//Proceedings of 2016 International Conference on Field-Programmable Technology, 2016: 117–124.
[7] Xilinx Inc. Virtex-5 FPGA configuration user guide[R]. UG191(v3.12), Xilinx Inc., 2017.
[8] Soni R K. Open-source bitstream generation for FPGAs[D]. Blacksburg, Virginia: Virginia Polytechnic Institute and State University, 2013.
[9] Le R. Soft error mitigation using prioritized essential bits[R]. XAPP538(v1.0), Xilinx Inc., 2012.
[10] Chapman K. SEU strategies for virtex-5 devices[R]. XAPP864(v2.0), Xilinx Inc., 2010.
[11] Xilinx Inc. Virtex-5 libraries guide for HDL designs[R]. UG621(v14.7), Xilinx Inc., 2013.
[12] Nunes J L, Cunha J C, Barbosa R, et al. Evaluating Xilinx SEU Controller Macro for fault injection[C]//Proceedings of the 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2013: 1–2.
薛晓良, 苏海冰, 舒怀亮, 郭帅, 吴威. FPGA在辐照环境下的故障注入系统研究[J]. 光电工程, 2019, 46(12): 180549. Xue Xiaoliang, Su Haibing, Shu Huailiang, Guo Shuai, Wu Wei. Research on fault injection system of FPGA in irradiation environment[J]. Opto-Electronic Engineering, 2019, 46(12): 180549.