[1] 侯志军, 马红皎, 王康, 等. 基于TDC-GPX2的精密时间间隔测量仪设计[J]. 时间频率学报, 2017, 40(4): 213-220.

    Hou Z J, Ma H J, Wang K, et al. Design of a precise time interval measuring instrument base on TDC-GPX2[J]. Journal of Time and Frequency, 2017, 40(4): 213-220.

[2] Wu JY, Shi ZH. The 10-ps wave union TDC: improving FPGA TDC resolution beyond its cell delay[C]∥2008 IEEE Nuclear Science Symposium Conference Record, October 19-25, 2008, Dresden, Germany. New York: IEEE, 2008: 3440- 3446.

[3] Torres J, Aguilar A, Garcia-Olcina R, et al. Time-to-digital converter based on FPGA with multiple channel capability[J]. IEEE Transactions on Nuclear Science, 2014, 61(1): 107-114.

[4] Büchele M, Fischer H, Gorzellik M, et al. A 128-channel time-to-digital Converter (TDC) inside a Virtex-5 FPGA on the GANDALF module[J]. Journal of Instrumentation, 2012, 7(3): C03008.

[5] Fishburn M, Menninga L H, Favi C, et al. A 19.6 ps, FPGA-based TDC with multiple channels for open source applications[J]. IEEE Transactions on Nuclear Science, 2013, 60(3): 2203-2208.

[6] Zhao L, Hu X Y, Liu S B, et al. The design of a 16-channel 15 ps TDC implemented in a 65 nm FPGA[J]. IEEE Transactions on Nuclear Science, 2013, 60(5): 3532-3536.

[7] Wu J Y. Several key issues on implementing delay line based TDCs using FPGAs[J]. IEEE Transactions on Nuclear Science, 2010, 57(3): 1543-1548.

[8] Pan W B, Gong G H, Li J M. A 20-ps time-to-digital converter (TDC) implemented in field-programmable gate array (FPGA) with automatic temperature correction[J]. IEEE Transactions on Nuclear Science, 2014, 61(3): 1468-1473.

[9] Wang J H, Liu S B, Shen Q, et al. A fully fledged TDC implemented in field-programmable gate arrays[J]. IEEE Transactions on Nuclear Science, 2010, 57(2): 446-450.