一种10位高速Pipeline-SAR混合型ADC设计

基于180 nm CMOS工艺,设计了一种无残差放大的10位100 MS/s流水线与逐次逼近混合型ADC。采用两级流水线-逐次逼近混合型结构,第一级完成4位粗量化转换,第二级完成6位细量化转换。为了降低整体电路功耗,采用单调式电容控制切换方式,两级之间残差电压采用采样开关电荷共享方式实现。采用异步时序控制逻辑,进一步提升了能量利用率和转换速度。后仿真结果表明,在100 MS/s奈奎斯特采样率下,有效位数为9.39 bit,信噪失真比为58.34 dB,1.8 V电源电压下整体功耗为5.9 mW。

Abstract

A 10-bit 100 MS/s pipeline-SAR hybrid ADC without residue amplifier was designed in a 180 nm CMOS process. A two-stage pipeline-SAR hybrid structure was adopted, with the 4-bit most significant bit (MSB) conversion completed in the first stage and the 6-bit least significant bit (LSB) conversion completed in the second stage. In order to reduce the power consumption, the monotonic switching procedure was used, and the residue voltage was delivered from the first stage to the second one by charge sharing. The asynchronous timing control logic was applied to further improve the energy efficiency and the conversion speed. The post-layout simulation results showed that this ADC achieved an ENOB of 9.39 bit and a SNDR of 58.34 dB at 100 MS/s Nyquist sampling rate. The power consumption was 5.9 mW with a 1.8 V supply voltage.

参考文献

[1] MULDER A J, JOHNS D A. A 50 MS/s 9.9 mW pipeline ADC with 58 dB SNDR in 0.18 μm CMOS using capacitive charge pumps ［C］// IEEE ISSCC. San Francisco, CA, USA. 2009: 164-165.

[2] 刘凯, 张瑛, 马乾, 等．一种用于生物医学信号的自适应SAR ADC ［J］．微电子学, 2021, 51(5)： 613-619.

[3] GANDARA M, GULATI P, SUN N. A 172 dB-FoM pipelined SAR ADC using a regenerative amplifier with self-timed gain control and mixed-signal background calibration ［C］// IEEE A-SSCC. Seoul, South Korea. 2017: 297-300.

[4] IMANI A, BAKHTIAR M S. A two-stage pipelined passive charge-sharing SAR ADC ［C］// IEEE APCCAS. Macao, China. 2008: 141-144.

[5] LEE C, FLYNN M. A SAR-assisted two-stage pipeline ADC ［J］. IEEE J Sol Sta Circ, 2011, 46(4): 859-869.

[6] FURUTA M, NOZAWA M, ITAKURA T. A 10-bit, 40-MS/s, 1.21 mW pipelined SAR ADC using single-ended 1.5-bit/cycle conversion technique ［J］. IEEE J Sol Sta Circ, 2011, 46(6): 1360-1370.

[7] WANG R, CHIO U F, SIN S W,et al. A 12-bit 110 MS/s 4-stage single-opamp pipelined SAR ADC with ratio-based GEC technique ［C］// Proceed ESSCIRC. Bordeaux, France. 2012: 265-268.

[8] WONG S S, CHIO U F, ZHU Y, et al. A 2.3 mW 10-bit 170 MS/s two-step binary-search assisted time-interleaved SAR ADC ［J］. IEEE J Sol Sta Circ, 2013, 48(8): 1783-1794.

[9] GAO J, LI G, HUANG L,et al. An amplifier-free pipeline-SAR ADC architecture with enhanced speed and energy efficiency ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2016, 63(4): 341-345.

[10] LIU C C, CHANG S J, HUANG G Y, et al. A 10-bit 50-MS/s SAR ADC with a monotonic capacitor switching procedure ［J］. IEEE J Sol Sta Circ, 2010, 45(4): 731-740.

[11] KUPPAMBATTI J, KINGET P R. A low power zero-crossing pipeline-SAR ADC with on-chip dynamically loaded pre-charged reference ［C］// Proceed ESSCIRC. Bucharest, Romania. 2013: 113-116.

[12] GANDARA M, GUO W, TANG X, et al. A pipelined SAR ADC using the comparator as residue amplifier ［C］// IEEE CICC. Austin, TX, USA. 2017: 1-4.

李霄, 李潇然, 张浩, 杨佳衡, 张蕾. 一种10位高速Pipeline-SAR混合型ADC设计[J]. 微电子学, 2022, 52(4): 603. LI Xiao, LI Xiaoran, ZHANG Hao, YANG Jiaheng, ZHANG Lei. Design of a 10-bit High Speed Pipeline-SAR Hybrid ADC[J]. Microelectronics, 2022, 52(4): 603.

一种10位高速Pipeline-SAR混合型ADC设计

关于本站 Cookie 的使用提示

全站搜索

一种10位高速Pipeline-SAR混合型ADC设计

相关论文

相关资讯

关于本站 Cookie 的使用提示

全站搜索