56 Gbit/s PAM4 CMOS光接收机前端电路设计

张宇; 张长春; 姚俊杰; 袁丰

doi:doi:10.13911/j.cnki.1004-3365.210291

微电子学, 2022, 52 (1): 52, 网络出版: 2022-06-14

56 Gbit/s PAM4 CMOS光接收机前端电路设计

Design of a 56 Gbit/s PAM4 CMOS Optical Receiver Front-End

论文大纲

张宇张长春姚俊杰袁丰

作者单位

南京邮电大学电子与光学工程学院、微电子学院, 南京 210023

光接收机前端跨阻放大器自动增益控制可变增益放大器 PAM4 PAM4 optical receiver front-end TIA AGC VGA

摘要

基于65 nm CMOS工艺设计了一种56 Gbit/s PAM4 光接收机前端放大电路。前级为差分形式的跨阻放大器, 采用共栅前馈型结构降低输入阻抗, 并在输入端串联电感, 有效提高了跨阻放大器的带宽和灵敏度。后级放大器采用具有线性增益控制的多级级联可变增益放大器, 实现对输出摆幅的自动控制。输出缓冲器采用源极退化技术来拓展带宽。后仿真结果表明, 在100 fF光电二极管的寄生电容条件下, 所设计的光接收机前端电路的-3 dB带宽为24.4 GHz, 最大增益达到66 dBΩ, 等效输入噪声电流为17.0 pA·Hz-1/2。在输入电流变化及不同工艺角下, 输出眼图抖动较小且张开度良好。当电源电压为1.2 V时, 不同工艺角下的平均功耗为42.5 mW。

Abstract

A 56 Gbit/s PAM4 optical receiver front-end was designed in a 65 nm CMOS process. A transimpedance amplifier (TIA) used a common-gate feedforward structure to reduce the input impedance, and an inductor was added at the input port to improve the bandwidth and sensitivity at the input of TIA. A multi-stage variable gain amplifier (VGA) with linear gain control was adopted to adjust the output swing automatically at the post stage. The output buffer (OB) employed the source degeneration technique so as to expand the bandwidth. The post-simulation results showed that the -3 dB bandwidth was 24.4 GHz, the maximum gain reached 66 dBΩ, and the input-referred noise current was 17.0 pA·Hz-1/2 with 100 fF photodiode capacitance. Under different process corners and input currents, the output eye-diagrams had small jitter and fine opening degree. The average power consumption was 42.5 mW at different process corners from a voltage supply of 1.2 V.

参考文献

[1] SAEEDI S, EMAMI A. A 25 Gb/s 170 μW/Gb/s optical receiver in 28 nm CMOS for chip-to-chip optical communication ［C］ // IEEE Symp RFIC. Tampa, FL, USA. 2014: 283-286.

[2] 傅玮烽. 基于PAM4信号的40 Gb/s高速SerDes接收端电路设计［D］. 南京: 东南大学, 2018.

[3] 梁超. 0.13 μm SiGe BiCMOS工艺28 Gb/s前端放大器设计［D］. 南京: 东南大学, 2019.

[4] SHI Y, LI D, GAO S, et al. A 112 Gb/s low-noise PAM4 linear optical receiver in 28 nm CMOS ［C］ // Int Conf EDSSC. Xi’an, China. 2019: 1-3.

[5] XIE Y, LI D, LIU Y Q, et al. Low-noise high-linearity 56 Gb/s PAM-4 optical receiver in 45 nm SOI CMOS ［C］ // ISCAS. Florence, Italy. 2018: 1-4.

[6] 张俊. 0.13 μm BiCMOS工艺超高速光接收机前端放大器电路设计［D］. 南京: 东南大学, 2016.

[7] LI M, CHEN Y, HU J, et al. A low noise 28 Gbaud/s linear PAM4 receiver front-end for optical communication applications in 0.13 μm BiCMOS technology ［J］. J Phys: Conf Series, 2021, 1815(1): 012030.

[8] FU K L, LIU S L. A 64-Gb/s PAM-4 optical receiver with amplitude/phase correction and threshold voltage/data level calibration ［J］. IEEE Trans VLSI Syst, 2020, 28(7): 1726-1735.

[9] YU K Z, LI C, HUANG T C, et al. 56 Gb/s PAM-4 optical receiver frontend in an advanced FinFET process ［C］ // IEEE 58th Int MWSCAS. Fort Collins, CO, USA, 2015: 1-4.

[10] LEE J, CHIANG P C, PENG P J, et al. Design of 56 Gb/s NRZ and PAM4 SerDes transceivers in CMOS technologies ［J］. IEEE J Sol Sta Circ, 2015, 50(9): 2061-2073.

[11] YAO T, LI D, XIE Y, et al. A low-noise 56 Gbps PAM-4 linear optical receiver in 40 nm CMOS ［C］ // 14th IEEE ICSICT. Qingdao, China. 2018: 1-3.

[12] FU K L, LIU S L. A 56 Gbps PAM-4 optical receiver front-end ［C］ // IEEE A-SSCC. Seoul, Korea. 2017: 77-80.

张宇, 张长春, 姚俊杰, 袁丰. 56 Gbit/s PAM4 CMOS光接收机前端电路设计[J]. 微电子学, 2022, 52(1): 52. ZHANG Yu, ZHANG Changchun, YAO Junjie, YUAN Feng. Design of a 56 Gbit/s PAM4 CMOS Optical Receiver Front-End[J]. Microelectronics, 2022, 52(1): 52.

56 Gbit/s PAM4 CMOS光接收机前端电路设计

关于本站 Cookie 的使用提示

全站搜索

56 Gbit/s PAM4 CMOS光接收机前端电路设计

相关论文

相关资讯

关于本站 Cookie 的使用提示

全站搜索