基于FPGA的PCIe 接口逻辑设计与实现
[1] BITTNER R,RUF E,FORIN A. Direct GPU/FPGA communication via PCI express[J]. Cluster Comput, 2014,17:339-348.
[4] 李胜蓝,姜宏旭,符炜剑,等. 基于PCIe 的多路传输系统的DMA 控制器设计[J]. 计算机应用, 2017,37(3):691-694,716. (LI Shenglan,JIANG Hongxu,FU Weijian,et al. Design of DMA controller for multi-channel transmission system based on PCIe[J].Journal of Computer Applications, 2017,37(3):691-694,716.)
[5] JIANG H X,LI S L,LI H Y,et al. A high-performance and hardware-efficient PCIe transmission for a multi-channel video using command caching and dynamic splicing on FPGA[J]. Journal of Circuits,Systems and Computers, 2018,27(4):1-19.
[6] 王齐. PCI express 体系结构导读[M]. 北京:机械工业出版社, 2010. (WANG Qi. Introduction to PCI express architecture[M].Beijing:China Machine Press, 2010.)
[7] 马鸣锦,朱剑冰,何红旗. PCI、PCI-X 和PCI express 的原理及体系结构[M]. 北京:清华大学出版社, 2007. (MA Mingjin,ZHU Jianbing,HE Hongqi. The principle and architecture of PCI,PCI-X and PCI express[M]. Beijing:Tsinghua University Press, 2007.)
[8] KAVIANIPOUR H, MUSCHTER S, BOHM C, et al. High performance FPGA-based DMA interface for PCIe[J]. IEEE Transactions on Nuclear Science, 2014,61(2):1-3.
[9] 李晓宁,姚远程,秦明伟. 基于PCIe 的高速接口设计[J]. 信息技术与网络安全, 2016, 35(1): 27-29, 32. (LI Xiaoning, YAO Yuancheng,QIN Mingwei. Design of high-speed interface based on PCIe[J]. Information Technology and Network Security, 2016,35(1):27-29,32.)
[10] 蒲恺,唐庆,田园. 基于IP 核的PCIe 总线接口逻辑的设计和实现[J]. 航空计算技术, 2017,47(1):116-120. (PU Kai,TANG Qing,TIAN Yuan. Designing and implementation based on IP core of interface logic for PCI express[J]. Aeronautical Computing Technique, 2017,47(1):116-120.)
[11] 何广亮. 基于PCIe 总线的DMA 控制器设计与实现[J]. 信息技术与网络安全, 2018,37(4):131-135. (HE Guangliang. Design and implementation of DMA controller based on PCIe bus[J]. Information Technology and Network Security, 2018, 37(4):131-135.)
[12] 秦固平,毛瑞娟,杨小勇,等. 一种PCIe 接口逻辑的FPGA 实现[J]. 无线电工程, 2019, 49(4): 351-356. (QIN Guping, MAO Ruijuan,YANG Xiaoyong,et al. An FPGA implementation of PCIe interface logic[J]. Radio Engineering, 2019,49(4):351-356.)
[13] ZHAO Y X,LIU X,YANG J. A resource and timing optimized PCIe DMA architecture using FPGA internal data buffer[J]. IEICE Electronics Express, 2019,16(1):1-12.
[14] 李木国,黄影,刘于之. 基于FPGA 的PCIe 总线接口的DMA 传输设计[J]. 计算机测量与控制, 2013,21(1):233-235,249. (LI Muguo, HUANG Ying, LIU Yuzhi. Design of DMA transmission with PCIe bus interface based on FPGA[J]. Computer Measurement and Control, 2013,21(1):233-235,249.)
[15] 陈刚,张京,唐建. 一种基于FPGA 的PCIe 总线及其DMA 的设计方法[J]. 兵工自动化, 2014, 33(5): 75-77. (CHEN Gang,ZHANG Jing, TANG Jian. A design of PCIe bus and DMA based on FPGA[J]. Ordnance Industry Automation, 2014, 33(5):75-77.)
[16] MBAKOYIANNIS D, TOMOUTZOGLOU O, KORNAROS G. Energy-performance considerations for data offloading to FPGAbased accelerators over PCIe[J]. ACM Transactions on Architecture and Code Optimization, 2018,15(1):1-24.
[17] SHIM C, SHINDE R, CHOI M. Compatibility enhancement and performance measurement for socket interface with PCIe interconnections[J]. Human-centric Computing and Information Sciences, 2019,9(10):1-18.
[18] PCI-SIG. PCI express 2.0 base specification revision 0.9[S/OL]. [2020-07-16]. Peripheral Component Interconnect Special Interest Group(PCI-SIG), 2006. http://www.pcisig.com/specications/pciexpress/base2/.
李龙乾, 方华, 冯姣, 李鹏. 基于FPGA的PCIe 接口逻辑设计与实现[J]. 太赫兹科学与电子信息学报, 2022, 20(4): 385. LI Longqian, FANG Hua, FENG Jiao, LI Peng. Design and implementation of PCIe interface logic based on FPGA[J]. Journal of terahertz science and electronic information technology, 2022, 20(4): 385.
PDF全文
