界面电荷对圆柱形高k VDMOS的影响仿真研究
[1] CHEN C P, HUANG M M. A vertical power MOSFET with an interdigitated drift region using high-k insulator ［J］. IEEE Trans Elec Dev, 2012, 59(9): 2430-2437.
[2] 李维杰, 王兴, 王云峰, 等. NLDMOS器件性能优化及分析 ［J］. 半导体光电, 2020, 41(1): 99-102, 140.
[4] WANG Y, WANG Z, BAI T, et al. Modeling of breakdown voltage for SOI Trench LDMOS device based on conformal mapping ［J］. IEEE Trans Elec Dev, 2018, 65(3): 1-7.
[5] CAMPBELL S A, GILMER D, WANG X C, et al. MOSFET transistors fabricated with high permitivity TiO2 dielectrics ［J］. IEEE Trans Elec Dev, 1997, 44(1): 104-109.
[6] CHANG C W, DENG C K, HUANG J J, et al. High-performance poly-Si TFTs with Pr2O3 gate dielectric ［J］. IEEE Elec Dev Lett, 2008, 29(1): 96-98.
[7] NADIMI E, ROLL G, KUPKE S, et al. The degradation process of high-k SiO2/HfO2 gate-stacks: a combined experimental and first principles investigation ［J］. IEEE Trans Elec Dev, 2014, 61(5): 1278-1283.
[8] PARK J H, JANG G S, LEE S K, et al. High-performance poly-Si thin-film transistor with high-k ZrTiO4 gate dielectric ［J］. IEEE Elec Dev Lett, 2015, 36(9): 920-622.
[9] ZHU Z N, JIE X, ZHAO Z Y, et al. Conduction mechanism in SrTiO3-based field-effect transistors ［J］. IEEE Trans Elec Dev, 2015, 62(7): 2352-2355.
[10] CHEN X P. Super-junction voltage sustaining layer with alternating semiconductor and high-K dielectric regions ［M］. Shanghai: Tongji University Press, 2007: 227-228.
[11] SAKAKIBARA J, NODA Y, SHIBATA T, et al. 600 V-class super junction MOSFET with high aspect ratio P/N columns structure ［C］ // IEEE Proceed Int Symp Power Semicond Dev & IC. Florida, FL, USA. 2008: 299-302.
[12] 钱照明, 盛况. 大功率半导体器件的发展与展望 ［J］. 大功率变流技术, 2010(1): 1-9.
[13] WANG Q, WANG P, JIANG Y H, et al. A new SJ VDMOS with an extended HK dielectric-filling trench ［C］ // IEEE Proceed ICSICT. Xi’an, China. 2012: 1-3.
[14] LYU X J, CHEN X P. Vertical power Hk-MOSFET of hexagonal layout ［J］. IEEE Trans Elec Dev, 2013, 60(5): 1709-1715.
[15] ZHOU J, HUANG C F, CHENG C H, et al. A comprehensive analytical study of dielectric modulated drift regions - part I: static characteristics ［J］. IEEE Trans Elec Dev, 2016, 63(6): 1-6.
[16] WANG Z G,WANG X, KUO J B. Modeling power vertical high-k MOS device with interface charges via superposition methodology-breakdown voltage and specific on-resistance ［J］. IEEE Trans Elec Dev, 2018, 65(11): 4947-4954.
刘乙. 界面电荷对圆柱形高k VDMOS的影响仿真研究[J]. 微电子学, 2022, 52(1): 109. LIU Yi. Simulation Study on the Effect of Interface Charge on Cylindrical High k VDMOS[J]. Microelectronics, 2022, 52(1): 109.
PDF全文
