采用分段平移技术校正流水线A/D转换器级间增益的方法
[1] 汪月花, 宁宁, 刘源. 流水线ADC增益误差及电容失配对线性度的影响计 [J]. 微电子学, 2008, 38(2): 178-186.
[2] 彭隽, 马洪, 胡啸,等. 一种流水线ADC级间增益非线性误差的数字域补偿方法 [J]. 微电子学与计算机,2011,28(2): 185-188.
[3] TSENG C J, CHEN H W, SHEN W T, et al. A 10-b 320-MS/s stage-gain-error self-calibration pipeline ADC [J]. IEEE J Sol Sta Circ, 2012, 47(6): 1334-1343.
[4] ALI A M A, MORGAN A, DILLON C, et al. A 16-bit 250-MS/s IF sampling pipelined ADC with background calibration [J]. IEEE J Sol Sta Circ, 2010, 45(12): 2602-2612.
[5] AHMED I, JOHNS D A. An 11-bit 45 MS/s pipelined ADC with rapid calibration of DAC errors in a multibit pipeline stage [J]. IEEE J Sol Sta Circ, 2008, 43(7): 1626-1637.
[6] ALI A M A, HUSERIN D, PARITOSH B, et al. A 14 bit 1 GS/s RF sampling pipelined ADC with background calibration [J]. IEEE J Sol Sta Circ, 2014, 49(12): 2857- 2867.
[7] ZHONG J Y, ZHU Y, SIN S W, et al. Inter-stage gain error self-calibration of a 31.5 fJ 10 b 470 MSPS pipelined-SAR ADC [C]// IEEE ASSCC. Kobe, Japan. 2012: 153-156.
[8] MOHAMMAD T S, HAMOUI A A. Digital background calibration of capacitor-mismatch errors in pipelined ADCs [J]. IEEE J Sol Sta Circ, 2006, 53(9): 966-970.
[9] MIYAHARA Y, SNAO M , KOYAMA K, et al. A 14 b 60 MS/s pipelined ADC adaptively cancelling opamp gain and nonlinearity [J]. IEEE J Sol Sta Circ, 2014, 49(2): 416-425.
雷郎成, 王忠焰, 詹勇, 刘虹宏, 胡永菲, 杜宇彬, 付东兵. 采用分段平移技术校正流水线A/D转换器级间增益的方法[J]. 微电子学, 2022, 52(4): 587. LEI Langcheng, WANG Zhongyan, ZHAN Yong, LIU Honghong, HU Yongfei, DU Yubin, FU Dongbing. A Method of Calibrating Interstage Gain of Pipeline A/D Converter by Piecewise Shift Technique[J]. Microelectronics, 2022, 52(4): 587.