宽带低相噪低杂散Σ-Δ小数分频频率综合器

姚俊杰; 张长春; 张宇; 张瑛; 袁丰

doi:doi:10.13911/j.cnki.1004-3365.210394

微电子学, 2022, 52 (4): 668, 网络出版: 2023-01-18

宽带低相噪低杂散Σ-Δ小数分频频率综合器

A Broadband Low Phase Noise Low Spurious Σ-Δ Fractional-N Frequency Synthesizer

论文大纲

姚俊杰张长春张宇张瑛袁丰

作者单位

南京邮电大学电子与光学工程学院、微电子学院, 南京 210023

频率综合器 Σ-Δ调制器自动频率校准压控振荡器 frequency synthesizer Σ-Δ modulator automatic frequency calibration voltage controlled oscillator

摘要

采用65 nm CMOS工艺,设计了一种宽带低相噪低杂散的Σ-Δ小数分频频率综合器。该频率综合器采用3个压控振荡器以及可编程分频链路实现宽带输出,每个压控振荡器采用自适应衬底偏置技术以减小PVT变化的影响。可编程分频器采用重定时单元同步输出,降低了分频器的相位噪声。自动频率校准模块采用一个可对压控振荡器直接计数的结构,缩短了频率锁定时间。Σ-Δ调制器中采用了陷波滤波结构,降低了高频量化噪声。后仿真结果表明,1.2 V电源电压下,该频率综合器可输出正交信号的频率范围为0.2~6 GHz,输出频率为3.762 5 GHz时,相位噪声为-113.59 dBc/Hz @1 MHz,参考杂散为-59.3 dBc,功耗为91 mW。

Abstract

A Σ-Δ fractional-N frequency synthesizer with broadband, low phase noise and low spurious was designed in a 65 nm CMOS process. Three voltage-controlled oscillators and a programmable frequency division link was adopted in the frequency synthesizer to achieve broadband output, and each voltage-controlled oscillator introduced an adaptive body-biasing technique to reduce the impact of PVT changes. A retiming unit was taken in the programmable frequency divider to synchronize the output, which improved the phase noise of the frequency divider. The automatic frequency calibration circuit adopted a structure that directly counted the voltage-controlled oscillator, which shortened the frequency lock time. A notch filter structure was added to the Σ-Δ modulator to reduce output quantization noise. The post simulation results showed that the frequency range of the quadrature signal that the frequency synthesizer could output was 0.2 ~ 6 GHz under 1.2 V power supply voltage. When the output frequency was 3.762 5 GHz, the phase noise was -113.59 dBc/Hz @1 MHz, the reference spurious was -59.3 dBc, and the power consumption was 91 mW.

参考文献

[1] NARAYANAN A T, KATSURAGI M, KIMURA K, et al. A fractional-N sub-sampling PLL using a pipelined phase-interpolator with an FoM of -250 dB ［J］. IEEE J Sol Sta Circ, 2016, 51(7): 1630-1640.

[2] RONG S, YIN J, LUONG H. A 0.05- to 10-GHz, 19- to 22-GHz, and 38-to 44-GHz frequency synthesizer for software-defined radios in 0.13-μm CMOS process ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2016, 63(1): 109-113.

[3] DENG W, HARA A, OKADA K, et al. A compact and low-power fractionally injection-locked quadrature frequency synthesizer using a self-synchronized gating injection technique for software-defined radios ［J］. IEEE J Sol Sta Circ, 2014, 49(9): 1984-1994.

[4] ZHANG Y, SANYAL A, YU X Y, et al. A fractional-N PLL with space-time averaging for quantization noise reduction ［J］. IEEE J Sol Sta Circ, 2020, 55(3): 602-614.

[5] 伍绍君. 面向低电压蓝牙的小数分频器设计［D］. 南京: 东南大学, 2019.

[6] SONG J, PARK I C. Spur-free MASH delta-sigma modulation ［J］. IEEE Trans Circ & Syst I: Regu Pap, 2010, 57(9): 2426-2437.

[7] PARK D, CHO S. An adaptive body-biased VCO with voltage-boosted switched tuning in 0.5-V supply ［C］// IEEE ESSCIRC. Montreaux, Switzerland. 2006: 444-447.

[8] 田荣倩. 面向Sub-GHz无线通信技术的低功耗小数分频频率综合器设计［D］. 浙江: 浙江大学, 2018.

[9] HU A, LIU D, ZHANG K, et al. A 0.045- to 2.5-GHz frequency synthesizer with TDC-based AFC and phase switching multi-modulus divider ［J］. IEEE Trans Circ & Syst I: Regu Pap, 2020, 67(12): 4470-4483.

[10] HUANG D, LI W, ZHOU J, et al. A frequency synthesizer with optimally coupled QVCO and harmonic-rejection SSB mixer for multi-standard wireless receiver ［J］. IEEE J Sol Sta Circ, 2011, 46(6): 1307-1320.

[11] CHANG W, HUANG P, LEE T. A fractional-N divider-less phase-locked loop with a subsampling phase detector ［J］. IEEE J Sol Sta Circ, 2014, 49(12): 2964- 2975.

[12] LEE I, LU H, LIU S. A 6-GHz all-digital fractional-N frequency synthesizer using FIR-embedded noise filtering technique ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2012, 59(5): 267-271.

姚俊杰, 张长春, 张宇, 张瑛, 袁丰. 宽带低相噪低杂散Σ-Δ小数分频频率综合器[J]. 微电子学, 2022, 52(4): 668. YAO Junjie, ZHANG Changchun, ZHANG Yu, ZHANG Ying, YUAN Feng. A Broadband Low Phase Noise Low Spurious Σ-Δ Fractional-N Frequency Synthesizer[J]. Microelectronics, 2022, 52(4): 668.

宽带低相噪低杂散Σ-Δ小数分频频率综合器

关于本站 Cookie 的使用提示

全站搜索

宽带低相噪低杂散Σ-Δ小数分频频率综合器

相关论文

相关资讯

关于本站 Cookie 的使用提示

全站搜索