相控阵芯片幅相自校准算法及电路实现
[1] WANG Y, WU R, PANG J, et al. A 39-GHz 64-element phased-array transceiver with built-in phase and amplitude calibrations for large-array 5G NR in 65-nm CMOS [J]. IEEE J Sol Sta Circ, 2020, 55(5): 1249-1269.
[2] KALYONCU I, OZEREN E, BURAK A, et al. A phase-calibration method for vector-sum phase shifters using a self-generated LUT [J]. IEEE Trans Circ Syst I: Regu Pap, 2019, 66(4): 1632-1642.
[3] WU L, LEUNG H F, LI A, et al. A 4-element 60-GHz CMOS phased-array receiver with beamforming calibration [J]. IEEE Trans Circ Syst I: Regu Pap, 2016, 64(3): 642-652.
[4] LI Y, DUAN Z, LV W, et al. A 32-40 GHz 7-bit CMOS phase shifter with 0.38 dB/1.6 RMS magnitude/phase errors for phased array systems [C] // IEEE Radio Freq Integr Circ Symp (RFIC). Los Angeles, CA, USA. 2020: 319-322.
[5] LV W, LIAO B, LI Y, et al. A 24-27 GHz phased array transceiver with 6 bit phase shifter and 31.5 dB gain control for 5G communication in 65 nm CMOS [C] // IEEE Int Conf Integr Circ, Technol Applic (ICTA). Nanjing, China. 2020: 23-24.
[6] CHARLES C T, ALLSTOT D J. A calibrated phase and amplitude control system for a 1.9 GHz phased-array transmitter element [J]. IEEE Trans Circ Syst I: Regu Pap, 2009, 56(12): 2728-2737.
[7] YU Y, BALTUS P G M, DE GRAAUW A, et al. A 60 GHz phase shifter integrated with LNA and PA in 65 nm CMOS for phased array systems [J]. IEEE J Sol Sta Circ, 2010, 45(9): 1697-1709.
杨遮, 白雪飞, 李骁, 段宗明. 相控阵芯片幅相自校准算法及电路实现[J]. 微电子学, 2023, 53(1): 102. YANG Zhe, BAI Xuefei, LI Xiao, DUAN Zongming. A Phased Array Chip Amplitude and Phase Self-Calibration Algorithm and Circuit Implementation[J]. Microelectronics, 2023, 53(1): 102.