一种14位85 MS/s流水线型ADC

基于0.18 μm CMOS工艺设计与实现了一种14位85 MS/s流水线型模数转换器(ADC)。采用多种低功耗设计技术来降低系统功耗和面积,包括无采样保持电路前端和运算放大器共享等技术。在无数字校准的条件下,在3.3 V电源电压、85 MHz的时钟频率和70 MHz正弦输入信号频率下,达到了67.9 dBFS的信噪比(SNR)以及82.2 dBFS的无杂散动态范围(SFDR)。该ADC功耗为322 mW,面积为0.6 mm2,适合用于需求低功耗ADC的通信系统中。

Abstract

A 14-bit 85 MS/s pipelined analog-to-digital converter (ADC) was designed and implemented in a 0.18 μm CMOS process. Several techniques such as SHA-less front-end and amplifier sharing had been adopted to reduce the ADC’s power consumption and area. Under 3.3 V power supply, 85 MHz clock and 70 MHz sine input, the ADC achieved an SNR of 67.9 dBFS and an SFDR of 82.2 dBFS without calibration. It consumed 322 mW with an area of 0.6 mm2, which was suitable for communication systems where lower power ADCs were needed.

参考文献

[1] SIRAGUSA E, GALTON I. A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC ［J］. IEEE J Sol Sta Circ, 2004, 39(12): 2126-2138.

[2] MEHR I, SINGER L. A 55-mW, 10-bit, 40-MSample/s Nyquist-rate CMOS ADC ［J］. IEEE J Sol Sta Circ, 2000, 35(3): 318-325.

[3] SAHOO B D, RAZAVI B. A 12-bit 200-MHz CMOS ADC ［J］. IEEE J Sol Sta Circ, 2009, 44(9): 2366-2380.

[4] YU P C, LEE H S. A 2.5-V, 12-b, 5-MSample/s pipelined CMOS ADC ［J］. IEEE J Sol Sta Circ, 1996, 31(12): 1854- 1861.

[5] LEE B G, TSANG R M. A 10-bit 50 MS/s pipelined ADC with capacitor-sharing and variable-gm opamp ［J］. IEEE J Sol Sta Circ, 2009, 44(3): 883-890.

[6] LI J, ZENG X Y, XIE L, et al. A 1.8-V 22-mW 10-bit 30-MS/s pipelined CMOS ADC for low-power subsampling applications ［J］. IEEE J Sol Sta Circ, 2008, 43(2): 321-329.

[7] NAGARAJ K, FETTERMAN H S, ANIDJAR J, et al. A 250-mW, 8-b, 52-MSamples/s parallel-pipelined A/D converter with reduced number of amplifiers ［J］. IEEE J Sol Sta Circ, 1997, 32(3): 312-320.

[8] LEE B G, MIN B M, MANGANARO G, et al. A 14-b 100-MS/s pipelined ADC with a merged SHA and first MDAC ［J］. IEEE J Sol Sta Circ, 2008, 43(12): 2613-2619.

[9] CHANG D Y. Design technique for a pipelined ADC without using a front-end sample-and-hold amplifier ［J］. IEEE Trans Circ Syst I: Regu Pap, 2004, 51(11): 2123-2132.

[10] CHANG D Y, MOON U K. A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique ［J］. IEEE J Sol Sta Circ, 2003, 38(8): 1401-1404.

[11] IROAGA E, MURMANN B. A 12-bit 75-MS/s pipelined ADC using incomplete settling ［J］. IEEE J Sol Sta Circ, 2007, 42(4): 748-756.

周晓丹, 苏晨, 刘涛, 李曦, 付东兵, 李强. 一种14位85 MS/s流水线型ADC[J]. 微电子学, 2022, 52(4): 577. ZHOU Xiaodan, SU Chen, LIU Tao, LI Xi, FU Dongbing, LI Qiang. A 14-bit 85 MS/s Pipelined ADC[J]. Microelectronics, 2022, 52(4): 577.

一种14位85 MS/s流水线型ADC

关于本站 Cookie 的使用提示

全站搜索

一种14位85 MS/s流水线型ADC

相关论文

相关资讯

关于本站 Cookie 的使用提示

全站搜索