一种四通道16位250 MS/s A/D转换器

采用0.18 μm CMOS工艺设计了一种四通道16位250 MS/s A/D转换器(ADC)。该转换器采用时间交织与流水线结合的结构,内部包含基准、时钟和数字校准等单元。芯片测试结果表明,开启数字校准后,动态指标SNR、SFDR分别达到73 dBFS和90 dBFS,通道功耗为0.25 W,优值(FoM)为0.25 pJ/(conv·step)。

Abstract

A 4-channel 16 bit 250 MS/s A/D converter was designed in a 0.18 μm CMOS process. In the converter, a time interleaved structure combined with pipelined structure was adopted, which consisted of reference, clock and digital correction units. The chip tested results showed that the dynamic specification achieved a SNR of 73 dBFS and a SFDR of 90 dBFS with digital calibration. The ADC channel power was 0.25 W, and the corresponding figure-of-merit (FoM) was 22 fJ/(conv·step).

参考文献

[1] 商林峰, 李健, 裴英, 等. 车载雷达多通道一体化数字接收机设计［J］. 现代雷达, 2016, 38(8): 75-79.

[2] 倪文飞, 夏丹, 崔扬. 一种雷达数字接收机设计［J］. 无线电工程, 2021, 51(7): 668-672.

[3] SHEN Y, LIU S B, ZHU Z M. A 10-b 50-MS/s two-stage pipelined SAR ADC in 180 nm CMOS ［J］. J Semicond, 2016, 37(6): 140-144.

[4] CHANG D Y. Design techniques for pipelined ADC without using a front-end sample-and-hold amplifier ［J］. IEEE Trans Circ Syst I: Reg Pap, 2004, 51(11): 2123-2132.

[5] SINGER L, HO S, TIMKO M, et al. A 12 b 65 MSample/s CMOS ADC with 82 dB SFDR at 120 MHz ［C］// IEEE ISSCC. 2000: 38-39.

[6] ABO A M, GRAY P R. A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter ［J］. IEEE J Sol Sta Circ, 1999, 34(5): 599-606.

[7] BULT K, GEELEN G. A fast-settling CMOS op amp for SC circuits with 90-dB DC gain ［J］. IEEE J Sol Sta Circ, 1990, 25(6): 1379-1384.

[8] DAS M, HELLUMS J. Improved design criteria of gain-boosted CMOS OTA with high speed optimization ［J］. IEEE Trans Circ & Syst II: Anal Dig Signal Process, 2002, 49(3): 204-207.

[9] CHUANG S Y,SCULLEY T L. A digitally self-calibrating 14 bit 10 MHz CMOS pipelined A/D converter ［J］.IEEE J Sol Sta Circ, 2002, 37( 6): 674- 683.

[10] 刘海涛, 张浩, 张理振, 等. 一种四通道高速高精度模数转换器设计［J］. 现代雷达, 2019, 41(12): 44-48.

[11] DEVARAJAN S, SINGER L, KELLY D, et al. A 16 bit, 125 MS/s, 385 mW, 78.7 dB SNR CMOS pipeline ADC ［J］. IEEE J Sol Sta Circ, 2009, 44(12): 3305-3313.

陈玺, 付东兵, 刘璐, 李飞. 一种四通道16位250 MS/s A/D转换器[J]. 微电子学, 2022, 52(4): 533. CHEN Xi, FU Dongbing, LIU Lu, LI Fei. A Four-Channel 16 bit 250 MS/s A/D Converter[J]. Microelectronics, 2022, 52(4): 533.

一种四通道16位250 MS/s A/D转换器

关于本站 Cookie 的使用提示

全站搜索

一种四通道16位250 MS/s A/D转换器

相关论文

相关资讯

关于本站 Cookie 的使用提示

全站搜索