基于流水线ADC的MDAC电容失配校准研究

李琨; 叶明远; 万书芹; 何秋秀

doi:doi:10.13911/j.cnki.1004-3365.zjea011

微电子学, 2022, 52 (4): 544, 网络出版: 2023-01-18

基于流水线ADC的MDAC电容失配校准研究

Research on MDAC Capacitance Mismatch Calibration Based on Pipelined ADC

论文大纲

李琨叶明远万书芹何秋秀

作者单位

中国电子科技集团公司第五十八研究所, 江苏无锡 214035

流水线ADC 采样电容失配前台数字校准 pipelined ADC MDAC MDAC sampling capacitance mismatch foreground digital calibration

摘要

针对MDAC中采样电容失配会降低ADC输出非线性性能的问题,提出了一种流水线ADC的前台数字校准技术。该前台数字校准技术利用ADC输出积分非线性的相对偏差提取误差,利用简单的多路选择运算单元进行误差补偿。在此基础上,采用Verilog HDL实现了RTL级描述并成功流片。仿真和测试结果表明,该校准算法能够提升ADC输出性能。

Abstract

A foreground digital calibration technology for pipelined ADC was introduced. The calibration was mainly aimed at the sampling capacitor mismatch in MDAC, which increased the nonlinearity of ADC output. The proposed foreground digital calibration technology used the relative deviation of the integral nonlinearity of the ADC output to extract the error, and used a simple multi-channel selection operation unit to compensate the error. On this basis, Verilog HDL was used to realize RTL level description, and the circuit was taped out successfully. Simulation and test results showed that the proposed calibration algorithm could improve the output performance of ADC.

参考文献

[1] 李泽宇, 郭轩, 武锦, 等. 用于1 G Sample/s 14 位ADC的运算跨导放大器［J］. 电子与封装, 2020, 20(7): 41-45.

[2] SHI L, ZHAO W, WU J, et al. Digital background calibration techniques for pipelined ADC based on comparator dithering ［J］. IEEE Trans Circ & Syst II: Expr Bri, 2012, 59(4): 239-243.

[3] YU P C, SHEHATA S, JOHARAPURKAR A, et al. A 14 b 40 MSample/s pipelined ADC with DFCA ［C］// IEEE ISSCC. San Francisco, CA, USA. 2001: 136-137.

[4] LI H, LI R, HU B Y, et al. A background calibration technology for capacitance mismatch in pipelined ADCs with 2.5-bit/stage MDAC ［C］// 13th IEEE ICSICT. Hangzhou, China. 2016: 924-926.

[5] ALI A M A, MORGAN A, DILLON C, et al. A 16-bit 250-MS/s IF sampling pipelined ADC with background calibration ［J］. IEEE J Sol Sta Circ, 2010, 45(12): 2602-2612.

[6] 董嗣万. 高速流水线模数转换器结构优化及数字校准技术研究［D］. 西安: 西安电子科技大学, 2017.

[7] SONG B S, TOMPSETT M F, LAKSHMIKUMAR K R. A 12-bit 1-Msample/s capacitor error-averaging pipelined A/D converter ［J］. IEEE J Sol Sta Circ, 1988, 23(6): 1324-1333.

[8] ALI A M A, DINC H, BHORASKAR P, et al. A 14 bit 1 GS/s RF sampling pipelined ADC with background calibration ［J］. IEEE J Sol Sta Circ, 2014, 49(12): 2857-2867.

[9] 张浩松, 唐鹤. 一款14位流水线-逐次逼近型模数转换器设计［J］. 电子与封装, 2020, 20(7): 18-23.

[10] HELFENSTEIN M. CMOS data converters for communications ［Book Reviews］［J］. IEEE Circuits and Devices Magazine, 2000, 16(4): 39-40.

[11] 梁上泉. 流水线模数转换器伪随机序列注入后台快速数字校准技术研究［D］. 合肥: 合肥工业大学, 2011.

[12] ROY S, BASAK H, BANERJEE S. Foreground calibration technique of a pipeline ADC using capacitor ratio of multiplying digital-to-analog converter (MDAC) ［J］. Microelec J, 2013, 44(12): 1336-1347.

李琨, 叶明远, 万书芹, 何秋秀. 基于流水线ADC的MDAC电容失配校准研究[J]. 微电子学, 2022, 52(4): 544. LI Kun, YE Mingyuan, WAN Shuqin, HE Qiuxiu. Research on MDAC Capacitance Mismatch Calibration Based on Pipelined ADC[J]. Microelectronics, 2022, 52(4): 544.

基于流水线ADC的MDAC电容失配校准研究

关于本站 Cookie 的使用提示

全站搜索

基于流水线ADC的MDAC电容失配校准研究

相关论文

相关资讯

关于本站 Cookie 的使用提示

全站搜索